

7.24








FIG. 2

Inventor(s): Mark Novak, et al.

Title: MEMORY INTERFACE SYSTEM AND METHOD

Sheet 3 of 13




FIG. 3

Inventor(s): Mark Novak, et al.
Title: MEMORY INTERFACE SYSTEM AND
METHOD
Sheet 4 of 13




FIG. 4

Inventor(s): Mark Novak, et al.
Title: MEMORY INTERFACE SYSTEM AND
METHOD
Sheet 5 of 13

510 512A **DDRIO** MCU\_CORE all DDRIO to MCU\_CORE signals 522A 524 520A 518A 522B all other MCU\_CORE to DDRIO signals - 526 ুক - 518B 520B 514 PHASE\_133 PHASE\_133\_INT at least 1 ns delay MCLK133 MCLK266 \_ 516 \_512C 512B **DDRIO DDRIO** all DDRIO to DDRIO signals 520D 520C - 528 MCLK266 MCLK266 518D 518C

FIG. 5




FIG. 6

Inventor(s): Mark Novak, et al.
Title: MEMORY INTERFACE SYSTEM AND
METHOD
Sheet 7 of 13







FIG. 7



Inventor(s): Mark Novak, et al.
Title: MEMORY INTERFACE SYSTEM AND
METHOD
Sheet 9 of 13




FIG. 9

Inventor(s): Mark Novak, et al.
Title: MEMORY INTERFACE SYSTEM AND
METHOD
Sheet 10 of 13





FIG. 10



DOCKET NO.: 03365/305/3600 Inventor(s): Mark Novak, et al. Title: MEMORY INTERFACE SYSTEM AND METHOD

Sheet 12 of 13

## **SDRAM**




FIG. 12

## **SDRAM**




FIG. 13